

FIG. 1




FIGURE 2




FIGURE 2A





FIGURE 3






FIGURE 5




FIGURE 6




FIGURE 7





FIGURE 8A




FIGURE 8B




FIGURE 8C




FIG. 9

Byte 3		Byte 2		Byte 1		Byte 0		
Device ID				Vendor ID				00h
Status				Command				04h
Class Code						Revision ID		08h
Bist	Header Type		Latency Timer		Cache Line Size			0Ch
Base Address Registers								10h
								14h
								18h
								1Ch
								20h
								24h
Cardbus CIS Pointer								28h
Subsystem ID				Subsystem Vendor ID				2Ch
Expansion ROM Base Address								30h
Reserved								34h
Reserved								38h
Max_Lat	Min_GNT		Inter. Pin		Inter. Line			3Ch

FIG. 10




FIG. 11




FIG. 12A

The diagram illustrates the timing for a 64-bit parallel transfer. The signals are defined as follows:

- PAR64**: A 64-bit word divided into five 8-bit segments: PADDR, PDATA-2, PDATA-4, PDATA-6, and PDATA-8.
- PERR#**: Error signal, active low.
- IRDY#**: Initiator Ready, active low.
- TRDY#**: Target Ready, active low.
- DEVSEL#**: Device Select, active low.
- STOP#**: Stop signal, active low.
- ACK64#**: Acknowledge 64-bit transfer, active low.
- SWAP_ACK#**: Swap Acknowledge, active low.

The timing sequence shows that the transfer is initiated by IRDY# and TRDY# going active low. The data is transferred in 8-bit segments. The transfer is completed when ACK64# goes active low. The SWAP_ACK# signal is also active low during the transfer.

FIG. 12B




FIG. 13A




FIG. 13B




FIG. 14A




FIG. 14B




FIG. 15A




FIG. 15B




FIG. 16A




FIG. 16B




FIG. 17A




FIG. 17B




FIG. 18A



SWAP ACK#




FIG. 19




FIG. 20